UPduino
latest
UPduino Documentation
Introduction
Introduction
Getting Started
Tool Installation
First Steps
Resources related to FPGA’s and HW languages
Features
Specifications
Errata
Tutorials
Blinking an LED
How to connect the two banks in the FPGA to a voltage other than 3.3V?
How to use the oscillator options on the UPduino?
How to program the FPGA CRAM?
How to enable qSPI flash for _much_ higher flash throughput (up to 8x!)
How to enable the tinyFPGA bootloader support in the UPduino?
How to map a RISCV processor into the UPduino?
How to use the UPduino as an OpenOCD debugger?
How to connect a PMOD device to the UPduino?
How to add a slave select to the FPGA from the FTDI
UPduino
Docs
»
How to map a RISCV processor into the UPduino?
Edit on GitHub
How to map a RISCV processor into the UPduino?
¶
Read the Docs
v: latest
Versions
latest
Downloads
pdf
html
epub
On Read the Docs
Project Home
Builds
Free document hosting provided by
Read the Docs
.